

POWER MANAGEMENT SYSTEM DEVICE

RN5T568x-E4

Product Brief

Rev2.1

2016.07.08

RICOH

RICOH Electronic Devices Co., Ltd.

This specification is subject to change without notice.

Table of Contents

1. Outline	3
2. Feature	3
3. Block Diagram	4
4. Electrical Characteristics	5
4.1 Absolute Maximum Ratings	5
4.2 Recommendation of Operating Conditions	6
4.3 I/O Electrical Characteristics	7
4.4 Consumption Current	8
4.5 Pin Configuration	9
5. Pin Description	10
6. Power Control	11
6.1 State Machine Diagram	11
7. Regulators	12
7.1 Regulators Table	12
8. MODE	13
8.1 Normal MODE	13
8.2 Parts MODE	13
9. GPIO	14

1. Outline

This IC is the power management IC for GPS-PND/STB/POS/Panel Computer and so on. It integrates four high-efficiency step-down DCDC converters, seven low dropout regulators, power control logic, I2C-Bus Interface, voltage detections, thermal shut-down, and etc.

2. Feature

- System
 - ✓ I2C-Bus interface @3.4MHz and 400kHz
 - ✓ Detector Function (System/IO, UVLO, DETVSB)
 - ✓ Thermal Shutdown Function
 - ✓ Watchdog timer
 - ✓ Power on key input for System's power up
 - ✓ Power on reset output for CPU
 - ✓ Flexible power-on/off sequence by OTP
 - ✓ Flexible DCDCx and LDOx default-on/off control by OTP
- High Efficiency Step-down DC/DC Converters
 - ✓ DC/DC1 0.6-3.5V Max 3000mA
 - ✓ DC/DC2 0.6-3.5V Max 3000mA
 - ✓ DC/DC3 0.6-3.5V Max 2000mA
 - ✓ DC/DC4 0.6-3.5V Max 2000mA
 - ✓ Soft-start circuit
- Low Drop Voltage Regulators
 - ✓ LDO1 0.9-3.5V Max 300mA
 - ✓ LDO2 0.9-3.5V Max 300mA
 - ✓ LDO3 0.6-3.5V Max 300mA
 - ✓ LDO4 0.9-3.5V Max 200mA
 - ✓ LDO5 0.9-3.5V Max 200mA
 - ✓ LDORTC1 1.2-3.5V Max 30mA (AlwaysOn, For coin battery)
 - ✓ LDORTC2 0.9-3.5V Max 10mA (AlwaysOn)
 - ✓ Over current Protection and Short circuit Protection.
- 4ch-GPIO
 - ✓ Supports interrupt function (level/edge) for input signals
 - ✓ Outputs power-on signal for external devices
 - ✓ Power on/off input for System's power up/down
 - ✓ DCDCx and LDOx can be controlled by external input
 - ✓ GPIO2 can output LDORTC2
 - ✓ GPIO0 and GPIO1 have maximum 15mA sink for LED.
 - ✓ GPIOx have Output C32KOUT of internal clock for external devices.
- Interrupt Controller (INTC)
- Package QFN0707-48 (0.5mm pitch)
- Process CMOS

3. Block Diagram




Fig 3-1 Block Diagram

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Exposure to the condition exceeded absolute maximum ratings may cause the permanent damages and affect the reliability and safety of both device and systems using the device. The functional operations cannot be guaranteed beyond specified values in the recommended conditions.

Symbol	Parameter	Condition	Min	Max	Units
V _{PS1}	Power Supply Voltage 1	VINP1-4, VINL1-3pin	-0.3	6.0	V
V _{PS2}	Power Supply Voltage 2	VDDIO pin	-0.3	4.5	V
V _{INPUT}	Input Voltage Range	PWRON, SLEEP pin	-0.3	VINL1 + 0.3	V
		SDA, SCL pin	-0.3	4.5	V
		GPIO0-1 pin	-0.3	VINL1 + 0.3 / VDDIO + 0.3	V
		GPIO2-3 pin	-0.3	VINL1 + 0.3	V
V _{OUTPUT}	Output Voltage Range	RESETO, INTB,GPIO2-3 pin	-0.3	VINL1 + 0.3	V
		GPIO0-1 pin	-0.3	VINL1 + 0.3 / VDDIO + 0.3	V
		DETVSB pin	-0.3	VSB*+ 0.3	V
T _{stg}	Storage Temperature	-	-55	125	degrees C
PD	Package Allowable Dissipation	QFN0707-48(0.5mm pitch) T _a = 25 degrees C	0	3700	mW

*VSB : LDORTC1_Output or Coin Battery

Table 4-1 Absolute Maximum Ratings




Fig 4-1 Maximum Package Allowable Dissipation

4.2 Recommendation of Operating Conditions

Symbol	Parameter	Condition	Min	Typ	Max	Units
VSYS	Power Supply Voltage	VINP1-4, VINL1-2 pin *1	2.7	3.6	5.5	V
VINL	Power Supply Voltage	VINL3 pin *2	1.7	3.6	5.5	V
VDDIO	Power Supply Voltage	VDDIO pin (VSYS > VDDIO)	1.7	1.8	3.4	V
VSB	Power Supply Voltage	VSB pin	1.45	3.1	3.4	V
GND	Ground	GND		0		V
Ta	Temperature of Operation	-	-40		85	degrees C

Note*1:VINP1-4 and VINL2 must be equal to VINL1.

However, if POWROFF state, VINP1-4 and VINL2 is possible to power-off
(Only Parts Mode and then Input pin level must be GND.)

Note*2:VINL3 must be less than or equal to VINL1.

Table 4-2 Recommendation of Operating Conditions

4.3 I/O Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Units
<i>VINL1 NMOS Input Pin: PWRON, SLEEP, GPIO0, GPIO1, GPIO2, GPIO3</i>						
VIL	Low level input voltage				0.4	V
VIH	High level input voltage		1.4		VINL1	V
<i>VINL1 Nch Open Drain output Pin : RESET0</i>						
VOL	Low level output voltage	Iout = 2mA			0.4	V
Vto	Tolerant				VINL1	V
<i>VINL1 CMOS input/output Pin : GPIO0, GPIO1, GPIO2, GPIO3</i>						
VIL	Low level input voltage				VINL1*0.2	V
VIH	High level input voltage		VINL1*0.8		VINL1	V
VOL	Low level output voltage	Iout = 4mA			0.4	V
VOH	High level output voltage	Iout = -4mA	VINL1-0.4			V
<i>VINL1 Nch Open Drain output Pin : INTB, GPIO0, GPIO1, GPIO2, GPIO3</i>						
VOL	Low level output voltage	Iout = 4mA			0.4	V
Vto	Tolerant				VINL1	V
<i>VINL1 Nch Open Drain output Pin: GPIO0, GPIO1 (for LED)</i>						
VOL	Low level output voltage	Iout = 15mA			0.4	V
Vto	Tolerant				VINL1	V
<i>VSB Nch Open Drain output Pin: DETVSB</i>						
VOL	Low level output voltage	Iout = 1mA			0.2	V
Vto	Tolerant				VSB	V
<i>VOUTD CMOS input Pin (Schmitt Input): SCL</i>						
VIL	Low level input voltage				VOUTD *0.3	V
VIH	High level input voltage		VOUTD *0.7		3.4	V
Δ V	Hysteresis		VOUTD *0.1			V
<i>VOUTD CMOS input/output Pin(Schmitt Input / Nch Open Drain output) : SDA</i>						
VIL	Low level input voltage				VOUTD *0.3	V
VIH	High level input voltage		VOUTD *0.7		3.4	V
Δ V	Hysteresis		VOUTD *0.1			V
VOL	Low level output voltage	Iout = 3mA			0.4	V
<i>VDDIO CMOS input/output Pin : GPIO0, GPIO1</i>						
VIL	Low level input voltage				VDDIO*0.2	V
VIH	High level input voltage		VDDIO*0.8		VDDIO	V
VOL	Low level output voltage	Iout = 4mA			0.4	V
VOH	High level output voltage	Iout = -4mA	VDDIO-0.4			V

*VOUTD : REGD_Output (1.8V)

Table 4-3 I/O Electrical Characteristics

4.4 Consumption Current

Operating Conditions (unless otherwise specified) $T_a = 25$ degrees C, $V_{IN} = 3.6V$, No-load

Symbol	Parameter	Condition	Min	Typ	Max	Units
I_{ST}	Standby current	PowerOff (Note*1)		15		μA
I_{OP}	Operating current	PowerOn (Note*1)		350		μA
I_{SLP}	Sleep current	Sleep (Note*1)		100		μA

Table 4-4 Consumption Current

Note*1) Each condition is below. (It is possible to change the enabled LDO/DCDC at PowerOn/Sleep.)

	PowerOFF	PowerON	Sleep
LDO1	-	○	-
LDO2	-	○	-
LDO3	-	○	○
LDO4	-	○	○
LDO5	-	○	-
LDORTC1	○	○	○
LDORTC2	-	-	-
VREF	○	○	○
DCDC1	-	○	-
DCDC2	-	○	○(ECO)
DCDC3	-	-	-
DCDC4	-	-	-
UVLO	○	○	○
VINDET	○	○	○
IODET	○	○	○
PREVINDET	○	○	○
VSBDET	○	○	○
TSHUT	○	○	○
REGD	○	○	○
Internal Logic	○	○	○

4.5 Pin Configuration




Fig 4-5 Pin Configuration

5. Pin Description

No.	Pin Name	Function	I/O (*1)	D/A (*2)	Reset State (*3)		Note
1	VFB1	DC/DC1 Output voltage feedback input	I/O	A			
2	GNDP1	GND for DC/DC1	-	G			
3	GNDP1_2	GND for DC/DC1	-	G			
4	LX1	DC/DC1 switch output	O	A			
5	LX1_2	DC/DC1 switch output	O	A			
6	VINP1	Power supply for DC/DC	-	P			
7	VINP2	Power supply for DC/DC2	-	P			
8	LX2	DC/DC2 switch output	O	A			
9	LX2_2	DC/DC2 switch output	O	A			
10	GNDP2	GND for DC/DC2	-	G			
11	GNDP2_2	GND for DC/DC2	-	G			
12	VFB2	DC/DC2 Output voltage feedback input	I/O	A			
13	VOUT1	LDO1 output	O	A			
14	VINL2	Power supply for LDO1,2 and DCDC analog	-	P			
15	VOUT2	LDO2 output	O	A			
16	VOUT3	LDO3 output	O	A			
17	VINL3	Power supply for LDO3,4 and LDO5	-	P			
18	VOUT4	LDO4 output	O	A			
19	VOUT5	LDO5 output	O	A			
20	GND	GND for Logic circuit,analog circuit, IO and etc	-	G			
21	RESETO	Host Reset output	O	D	O	Low	NOD
22	INTB	Interrupt request output	O	D	O	Hi-z	NOD
23	GPIO3	General purpose I/O Note*	I/O	D	*4	*4	*4
24	PWRON	External power on signal input	I	D	I	-	1.4V to VINL1
25	SLEEP	Stand-by mode control signal input	I	D	I	-	1.4V to VINL1
26	VFB3	DC/DC3 Output voltage feedback input	I/O	A			
27	GNDP3	GND for DC/DC3	-	G			
28	LX3	DC/DC3 switch output	O	A			
29	LX3_2	DC/DC3 switch output	O	A			
30	VINP3	Power supply for DC/DC3	-	P			
31	VINP4	Power supply for DC/DC4	-	P			
32	LX4	DC/DC4 switch output	O	A			
33	LX4_2	DC/DC4 switch output	O	A			
34	GNDP4	GND for DC/DC4	-	G			
35	VFB4	DC/DC4 Output voltage feedback input	I/O	A			
36	DETVSB	Voltage detection VSB output (Nch-opendrain)	O	D	O	-	NOD
37	VINL1	Power supply for LDORTC1,2, VREF, DET, IO and etc	-	P			
38	VSB	LDORTC1 output	O	A			
39	GPIO2(/VSB2)	General purpose I/O Note*	I/O	D	*4	*4	*4
40	VREF	Bypass capacitor connecting pin	O	A			
41	VOUTD	Capacitor connection for built-in Regulator	O	A			
42	GND	GND for Logic circuit,analog circuit, IO and etc	-	G			
43	GPIO0	General purpose I/O Note*	I/O	D	*4	*4	*4
44	GPIO1	General purpose I/O Note*	I/O	D	*4	*4	*4
45	VDDIO	Power supply for CPU IF	-	P			
46	SDA	I2C-Bus Data input/Output	I/O	D	I	-	Schmitt,NOD
47	SCL	I2C-Bus Clock input	I	D	I	-	CMOS
48	TESTEN	For TEST (Connect to GND)	I	D	I	PD	CMOS Schmitt

Note*1: I:Input, O:Output

Note*2: A:Analog, D:Digital, P:Power, G:Ground

Note*3: Reset State: RESETO=Low.

Note*4: GP00-GP03: "Input" or "Output" is selectable by OTP. Input/Output type (CMOS or NMOS or Analog or Nch Open Drain Output) is selectable by OTP. Refer to the chapter of GPIO for detail.

Table 5-1 Pin Description

6. Power Control

This PMU has the power-on/off sequence that can be flexibly set by OTP. The default on/off, timing, and voltage of DCDCx and LDOx are programmable. In addition, GPIO0-GPIO3 pins output the power-on/off signal to external LDO/DCDC by the setting of OTP.

6.1 State Machine Diagram




Fig 6-1 Power Control State Machine Diagram

7. Regulators

7.1 Regulators Table

Symbol	DCDC1	DCDC2	DCDC3	DCDC4
Initial Output Voltage	0.6-3.5V	0.6-3.5V	0.6-3.5V	0.6-3.5V
Maximum Output Current	3000mA	3000mA	2000mA	2000mA
External Inductor	1.0 μ H	1.0 μ H	1.0 μ H	1.0 μ H
External Capacitor	22 μ F	22 μ F	22 μ F	22 μ F
Output Control	I2C	I2C	I2C	I2C

Table 6-1 Regulator Table (DC/DC)

Symbol	LDO1	LDO2	LDO3	LDO4
Initial Output Voltage	0.9-3.5V	0.9-3.5V	0.6-3.5V	0.9-3.5V
Maximum Output Current	300mA	300mA	300mA	200mA
External Capacitor	1 μ F	1 μ F	1 μ F	1 μ F
Output Control	I2C	I2C	I2C	I2C

Symbol	LDO5	LDORTC1	LDORTC2	
Initial Output Voltage	0.9-3.5V	1.2-3.5V	0.9-3.5V	
Maximum Output Current	200mA	30mA	10mA	
External Capacitor	1 μ F	1 μ F	1 μ F	
Output Control	I2C	Always-On/I2C	Always-On/I2C	

Table 6-2 Regulator Table (LDO)

8. MODE

This PMU has two Modes selected by OTP.

MODE	Pin					
	GPIO0	GPIO1	GPIO2	GPIO3	SLEEP	PWRON
Normal	selectable				SLEEP	PWRON
Parts	DCDC1 EXON	DCDC2 EXON	DCDC3 EXON	DCDC4EXON and LDO3EXON	LDO1EXON and LDO4EXON	LDO2EXON and LDO5EXON

Table 8-1 Modes and function of pins

8.1 Normal MODE

The function of GPIO0-3 pins can be respectively selected by OTP. Note*

The function of SLEEP and PWRON pins are respectively decided SLEEP and PWRON.

Note*: For details of the function of GPIO* pins, refer to GPIO.




Fig 8-1 The function of pins in Normal mode

8.2 Parts MODE

ON/OFF of DCDC1-4 and LDO1-5 can be controlled by pin.




Fig 8-2 The function of pins in Parts mode

9. GPIO

This PMU supports four channels of general purpose input/output.

GPIO0-3 pins have the function selected by OTP as shown below.

Name	Function	Input,*1,*2	Output,*1,*2	Power,*3	GPIO			
					0	1	2	3
N_OE	External power off	N	-	VSYS	○	○	○	○
GPIO0	General purpose I/O	C or N	C or N	VSYS or VDDIO	○	-	-	-
GPIO1	General purpose I/O	C or N	C or N	VSYS or VDDIO	-	○	-	-
GPIO2	General purpose I/O	C or N	C or N	VSYS	-	-	○	-
GPIO3	General purpose I/O	C or N	C or N	VSYS	-	-	-	○
ONOB	PWRON pin monitor	-	N	VSYS	○	○	○	○
PSO0	Power-on signal output function	-	C or N	VSYS or VDDIO	○	-	-	-
PSO1	Power-on signal output function	-	C or N	VSYS or VDDIO	-	○	-	-
PSO2	Power-on signal output function	-	C or N	VSYS	-	-	○	-
PSO3	Power-on signal output function	-	C or N	VSYS	-	-	-	○
LDORTC2	LDORTC2 output	-	A	-	-	-	○	-
LED	LED function	-	N	VSYS	○	○	-	-
PSHOLD	PSHOLD (power-on hold) function	N	-	VSYS	○	○	○	○
ON_EXTIN	External input for on factor	N	-	VSYS	○	○	○	○
**EXON	External LDO*/DCDC* on/off input	N	-	VSYS	*4	*4	*4	*4
C32KOUT	32 kHz clock output function	-	C or N	VSYS or VDDIO	○	○	○	○
HRESET	Hard RESET input	N	-	VSYS	○	○	○	○

Note*1: Explanation of column of "Input" and "Output" :

A : Analog Output.

C : CMOS Input/Output.

N : NMOS Input(VSYS only)/ Nch Open Drain Output.

Note*2: CMOS or Nch is selectable by OTP.

Note*3: VSYS or VDDIO is selectable by OTP.

Note*4: Refer to the chapter of Mode.

Table 9-1 The function of GPIO0-3 pins

NOTICE

1. The products and the product specifications described in this Data Sheet are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to Ricoh sales representatives for the latest information thereon.
2. This Data Sheet may not be copied or otherwise reproduced in whole or in part without prior written consent of Ricoh.
3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
4. The technical information described in this Data Sheet shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under Ricoh's or any third party's intellectual property rights or any other rights.
5. The products listed in this Data Sheet are intended and designed for use as general electronic components in standard applications (office equipment, computer equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or miss-operation of the product could result in human injury or death (aircraft, space vehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire-containment feature, and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. Anti-radiation design is not implemented in the products described in this Data Sheet.
8. Please contact Ricoh sales representatives should you have any questions or comments concerning the products or the technical information.

Feb 2014

© RICOH 2014

All materials on this document are protected by Japanese copyright laws, and other applicable laws and treaty provisions of countries throughout the world. Except for personal or non-commercial internal use, copying, modifying, reproducing in whole or part, transmitting, distributing, licensing, selling and publishing any of the materials is prohibited without obtaining prior written permission from RICOH.